Challenge

Project 2 - SiC/IGBT isolated gate driver reference design with thermal diode and sensing FET

1. Layer stack-up can be derived from the number of layers, the arrangement of layers, manufacturability, copper thickness, impedance requirement, Board thickness, and via types.

2. Width[mils] = Area[mils^2]/(Thickness[oz]*1.378[mils/oz]) where 1.378 is associated with the standard 1 ounce pour thickness.

3. methods to avoid heating of component in 1 4 layer PCB are

  1. Copper thickness and width of traces.
  2. Pad design for PCB thermal management.
  3. Placing of high power components in PCB.
  4. Thermal vias in PCB design.
  5. Heat sink.
  6. Heat pipe integration.
  7. Thicker PCB boards.
  8. Integrated cooling methods.

4. Multilayer boards by their innate electrical properties provide high capacity and high speed in a smaller footprint. Higher density of assembly. Connectors required for multiple separate PCBs are reduced or eliminated, simplifying construction and further reducing weight

Your portfolio, next

Ship work like this
in your own course.

Talk to a career counsellor

Free 20-minute call. We'll map the right course to where you want to work.

By submitting you agree to our Terms and Privacy Policy.